

Interprocedural Multigrain Parallelization

Yuichiro AOKI 1, 2

¹ APC Technology Group ² Hitachi, Ltd.

Contents

- 1. Introduction
- 2. Macro Flow Graph
- 3. Implementation
- 3.1 Structure
- 3.2 Data Dependence Information
- 3.3 Task Data Dependence Analysis
- 3.4 Task Parallelization
- 4. Evaluation
- 5. Conclusion

Advanced Parallelizing Compiler Project (HITACHI)

1. Introduction

Background

Exploiting thread-level parallelism of a program is indispensable for parallelizing compilers on SMPs.

Most of the commercial parallelizing compilers exploit loop parallelism only.




Purpose

To develop a compiler module that exploits interprocedural task parallelism of the program on top of loop parallelism.

Advanced Parallelizing Compiler Project (HITACHI)

2. Macro FLow Graph(MFG) Example: subroutine sub(x) program main read(*,*) x(1),x(100) if(x(1).gt.0) call sub(x) write(*,*) x(100) do i = 1, 99 x(i+1)=x(i)+i**ENTRY** ENTRY **BB**:read(*,*) x(1),x(100) LOOP BB:x(i+1)=x(i)+i**BB:**if(x(1).gt.0) do i = 1,99EXIT CALL:call sub(x) **EXIT BB:**write(*,*)x(100) Control Flow Edge Each node(BB,CALL,LOOP) is regarded as EXIT Advanced Parallelizing Compiler Project (HITACHI) 3

3.1 Structure



*): Whole Program Parallelizer Advanced Parallelizing Compiler Project (HITACHI)

3.2 Data Dependence Information

- Definition -

mod: The set of variables possibly defined.

euse: The set of variables possibly used before definition.

rmod: The set of pairs of reaching-mod variables and tasks including their mod refs. ⊆ Var×Task

ruse: The set of pairs of reaching-use variables and tasks including their use refs. ⊆ Var×Task

Var: The set of all variables Task: The set of all tasks

Advanced Parallelizing Compiler Project (HITACHI) 5

3.3 Task Data Dependence Analysis

Analyze task data dependence for each layer of MFG. (task:node of MFG)

Ex. The case of flow dependence

P, T: Task

pr_P: Var×Task→Var; Projection to Task P

 $euse(T) pr_p(rmod(T))$ Flow Dependence of Task T to P.

Then macro-flow graph(MFG) is generated.

=X

euse(T)={X}
rmod(T)={(X,P)

Advanced Parallelizing Compiler Project (HITACHI)

3.4 Task Parallelization(1/5)

- Policy -

The task parallelization phase

· applies static scheduling. (We assume that the number of processors is given at compile time.)

- · doesn't exploit nested parallelism.
- · gives higher priority to loop parallelism over task parallelism.
- · assigns each thread team associated with a certain parallel loop to all processors.

3.4 Task Parallelization(2/5)

- Algorithm -

- (1) Apply CP/MISF-based static scheduling to tasks in each layer of MFG. Scheduled tasks must be under the same conditions.
- (2) Evaluate predicted grain size (PGS) of each layer.

The following is done traversing MFG in reverse DFN order.


Compare the PGS of current working layer with those of its parallelizable descendant layers.

3.4 Task Parallelization(5/5)

(4) Choose the layer with the shortest PGS as the parallel candidate.


(DFN: Depth-First Numbering), Advanced Parallelizing Compiler Project (HITACHI) 8

3.4 Task Parallelization(3/5)



Advanced Parallelizing Compiler Project (HITACHI)

3.4 Task Parallelization(4/5)




Advanced Parallelizing Compiler Project (HITACHI) 10

Advanced Parallelizing Compiler Project (HITACHI) 13

Example (The case of analyzing layer L0) If T0(L0) T0(L1,L2,L3), L0 is serialized and L1, L2, and L3 become candidates of task parallelism. --- Control Flow Edge O LOOP or CALL Node


Advanced Parallelizing Compiler Project (HITACHI) 11

Parallelizable



4. Evaluation

Output Source Image of Parallel Task:



4. Evaluation

[Environment]

Parallel Candidate

SGI® Origin® 2000 (R10000® 195MHz x 32, Memory 11GB) Compiler : MIPSpro™ Fortran90 Ver7.30

Serial: -Ofast=ip27 -LNO:fusion=2

 $\begin{array}{ll} \mbox{Parallel (Conventional)}: & (\mbox{Serial}) \ + \ -\mbox{apo} \ (\mbox{automatic parallelization}) \\ \mbox{Parallel (This Study)}: & (\mbox{Serial}) \ + \ -\mbox{mp} \ (\mbox{OpenMP parallelization}) \\ \end{array}$

[Performance]

Task parallel program ran 2.75 times faster

than the conventional one in 5 processors. 1 2 3 9.77 9.78 9.78 8.80 7.46 4.98 4 5 6 9.78 9.79 9.77 4.35 3.55 3.81 1.11 1.31 1.96 2.25 **2.75** 2.56 cf.) Speedup = (The fastest result of the conventional case)/(This study).

SGI and Origin are registered trademarks in the United States and/or other countries worldwide. R10000 is a registered trademark and MIPSpro is a trademark, used under license by Silicon Graphics, Inc., in the United States and/or other countries worldwide.

Advanced Parallelizing Compiler Project (HITACHI) 14

5. Conclusion

- 1. We have developed interprocedural multigrain parallelization technique in our module. This technique has the following features:
 - + Interprocedural Task Dependence Analysis.
 - + CP/MISF-based Static Task Scheduling.
- 2. Initial evaluation shows effectiveness of our technique.

Advanced Parallelizing Compiler Project (HITACHI) 15