

Cache Optimization using Data Localization for Multigrain Parallel Processing

K. Ishizaka¹², M. Obata¹², K. Kimura¹², H. Nakano¹²,
A. Yoshida¹³, H. Kasahara¹²

(¹ APC Technology Group, ² Waseda University, ³ Toho University)

Research Background

- Wide use of SMP machine
 - From chip multiprocessor to high performance computer
- Increasing the number of processors
 - Gap between peak and effective performance is getting larger
- To increase effective performance further
 - Multigrain parallel processing
 - Beyond limitation of loop parallelization
 - Effective use of cache
 - Cope with the speed gap between processor and memory

Related Work

- SUIF Compiler
 - Data and Computation Transformations
 - Anderson et al. PPoPP95
 - Compiler-directed page coloring
 - Bugnion et al. ASPLOS96
- Decreasing cache miss by Padding
 - Cache miss equation
 - Ghosh et al. ICS97
 - Genetic algorithm for cache miss equation
 - Vera et al. LCPC2002
 - Padding heuristics
 - Rivera et al. SC99

3


Data Localization

- Exploit data locality to use faster memory effectively
- Execution order transformation
 - Loops sharing large data are decomposed into smaller loops by Loop Aligned Decomposition(LAD) considering cache size
 - Change execution order of decomposed loops to exploit data locality considering Earliest Executable Condition by static or dynamic scheduling
- Data layout transformation
 - Change data layout to decrease cache line conflicts by padding


4

Loop Aligned Decomposition

- Detection of Target-Loop-Group (TLG) from MTG
- Loops inside TLG are decomposed into LR and CAR
 - LR (Localizable Region)
 - where data are transferred via cache or LM (DSM)
 - CAR (Commonly Accessed Region)
 - a set of iterations on which different LRs are commonly data-dependent



Example of TLG




Note: Data-dep. to MT1 and MT6 are omitted
MTG after LAD


5

Inter Loop Dependence Analysis in TLG

- Inter Loop Dependence (ILD)
 - Inter-Iteration data dependence over different loops in TLG



Example of TLG




Result of ILD analysis

6

Decomposition of TLG into CAR and LR


- Decompose Standard-loop into N Partial-Standard-Loops
 - N is determined considering cache size.
- Define iterations on which Partial-Standard-Loops are commonly data dependent as CAR
- Define iterations except CAR as LR




7

Data Localizable Group (DLG)

- Define Data Localizable Group (DLG)
 - DLG: group of macro-tasks to be assigned to the same thread for passing the shared data through cache






Data Layout Transformation


- Data size accessed by loops in one DLG is smaller than cache size
- Loops in DLG are executed consecutively
- Padding for DLG
 - remove line conflicts among data in DLG by inter-array padding
- Caches are used effectively over loops in DLG

An Example of Data Localization for Spec95 Swim




Line Conflicts in Data Localization on 4 Processors

- Loops are decomposed into 4 partial loops
- Partial arrays accessed by partial loops assigned same processor (■)



Remove Line Conflicts in DLG by Padding



Data Layout for Removing Line Conflict Misses by Array Dimension Padding

Declaration part of arrays in spec95 swim

before padding

PARAMETER (N1=513, N2=513)

```

COMMON U(N1,N2), V(N1,N2), P(N1,N2),
*   UNEW(N1,N2), VNEW(N1,N2),
1   PNEW(N1,N2), UOLD(N1,N2),
*   VOLD(N1,N2), POLD(N1,N2),
2   CU(N1,N2), CV(N1,N2),
*   Z(N1,N2), H(N1,N2)
  
```

after padding

PARAMETER (N1=513, N2=544)


```

COMMON U(N1,N2), V(N1,N2), P(N1,N2),
*   UNEW(N1,N2), VNEW(N1,N2),
1   PNEW(N1,N2), UOLD(N1,N2),
*   VOLD(N1,N2), POLD(N1,N2),
2   CU(N1,N2), CV(N1,N2),
*   Z(N1,N2), H(N1,N2)
  
```



Performance of Cache Optimization with Padding on Sun Desktop WS Ultra80 (4 processors)

450MHz Ultra SPARC II, L1:16KB/L2:4MB, Solaris 8, Forte 6 update 2



15

Conclusions

- Cache Optimization using Data localization
 - Improve data locality over loops
 - Minimize cache misses by inter array padding
- 5.1, 5.5, 2.5, 1.2 times speedup against Forte 6 update 2 compiler for SPEC CFP95 tomcatv, swim, hydro2d and turb3d on 4processors workstation Sun Ultra80

16