



Hierarchical Multigrain Parallelization

M. Obata, K. Ishizaka, K. Kimura,
T. Tobita, T. Kodaka, H. Nakano,
H. Kaminaga, J. Shirako,
A. Yoshida, H. Kasahara

Waseda University, Toho University

1



Multigrain parallelism

- Wide use of SMP
from single chip multiprocessors
to high performance computers
- The gap between peak performance and
effective performance is getting larger
- Reaching maturity of loop level parallelization



Multigrain parallel processing has been proposed
to improve effective performance.

- Coarse grain parallelism
- Loop level parallelism
- Near fine grain parallelism

2



Effective multigrain parallelization


- Which part should be parallelized ?
 - How many processors should be assigned considering the parallelism ?
- ↓
- It is very difficult for ordinary users to...
 - Analyze multigrain parallelism
 - Determine parallel processing layers, or nest level, and the number of processors which should be assigned
- ↓

Automatic Hierarchical Parallelism Control scheme

3



OSCAR module for multigrain parallelization




- Compilation flow
 - MT generation
 - Control flow
 - Data dependency
 - Loop analysis
 - Earliest executable condition analysis
 - Hierarchical parallelism control scheme
 - Cache optimization
 - Generation of parallelized program with OpenMP
- OSCAR module is used as a preprocessor in APC project.

4




Generation of macro-tasks

- Program is decomposed into macro-tasks (MTs).
 - Block of Pseudo Assignments (BPA): Basic Block (BB)
 - Repetition Block (RB) : natural loop
 - Subroutine Block (SB): subroutine



Generation of macro-task graph


- Earliest Executable Condition analysis





Hierarchical macro-task graph

- SB and RB can be decomposed into sub macro-tasks hierarchically.
- Hierarchical MTG is generated.



7




Processor Groups and Processor Elements

PG : group of processors defined by compiler logically

MTs are assigned to PGs.

PE : processors in a PG.

Process in parallel by PEs inside PGs.



Which combination of PG and PE for each layer is best ?

8



Hierarchical parallelism control scheme


- Estimate parallelism in each layer
 - Calculation of sequential cost of MTG and CP length
 - Considering coarse grain and loop level parallelism
- Assign required number of processors for each MTG considering parallelism of the layer
 - Assignment of processors from upper layer to lower layer
 - Selection of suitable parallel processing layer
 - Sequential execution of a layer having no parallelism

9



Automatic processor assignment of 103.su2cor

- Using 14 processors
 - Coarse grain parallelization within DO400 of subroutine LOOPS




10




MTG of Su2cor-LOOPS-DO400

- Coarse grain parallelism $\text{PARA_ALD} = 4.3$



Cache optimization using Data Localization scheme

- Find Target Loop Group (TLG)
- Divide the loops considering cache size
 - Define Data Localizable Loop (DLG)
- Static and dynamic scheduling for data localization
 - Dt/gain static scheduling
 - Partial static dynamic scheduling





Code generation using OpenMP

- Compiler generates a parallelized program using **OpenMP API**
- **One time single level thread generation for hierarchical multigrain parallelization**
 - Threads are forked only once at the beginning of a program by OpenMP “PARALLEL SECTIONS” directive
 - Forked threads join only once at the end of program
- Compiler generates codes for each threads using static or dynamic scheduling schemes
- Hierarchical multigrain parallel processing is realized by ordinary OpenMP API.

13



Scheduling of coarse grain tasks on MTG

- **Static Scheduling**
 - At compilation time, macro-tasks are assigned to processors statically.
 - Minimization of scheduling overhead and data transfer overhead
- **Centralized/Distributed Dynamic Scheduling**
 - Macro-tasks are assigned dynamically by the scheduling code exclusively generated for the MTG by compiler
 - Cope with runtime uncertainty like conditional branches
- **A suitable scheduling scheme is chosen for each layer of Macro-Task Graph**

14



- All Fortran77 program of SPEC95FP and SPEC2000FP
tomcatv, swim, su2cor, hydro2d, mgrid, applu,
turb3d, apsi, fpppp, wave5,
wupwise, swim(2000),mgrid(2000), applu(2000), sixtrack,
apsi(2000)

■

- IBM pSeries690 Regatta (Power4 x 8 chips: 16 processors)
- IBM RS6000 SP 604e High Node (PowerPC604e x 8 processors)
- Sun Ultra80 (Ultra SPARCII x 4 processors)


- Automatic loop parallelization by native loop parallelizing compilers
- Hierarchical Multigrain parallelization by APC compiler



Performance of hierarchical multigrain parallelization on 16 processor High-end Server IBM pSeries690

■ IBM XL Fortran for AIX Version 8.1


- Sequential execution : -O5 -qarch=pwr4
- Automatic loop parallelization : -O5 -qsmp=auto -qarch=pwr4
- OSCAR compiler : -O5 -qsmp=noauto -qarch=pwr4
(su2cor: -O4 -qstrict)



Performance of hierarchical multigrain parallelization on 8 processor Server IBM RS6000 SP 604e

■ IBM XL Fortran for AIX Version 7.1


- Sequential execution : -O5 -qarch=ppc
- Automatic loop parallelization : -O5 -qsmp=auto -qarch=ppc
- OSCAR compiler : -O3 -qsmp=noauto -qhot -qarch=ppc
(swim,su2cor: -qstrict)





Performance of hierarchical multigrain parallelization on 4 processor workstation Sun Ultra80

- Sun Forte Developer 6 Update 2
 - Sequential execution : -fast
 - Automatic loop parallelization : -fast -autopar -reduction -stackvar
 - OSCAR compiler : -fast -explicitpar -mp=openmp -stackvar



Conclusions

- Automatic multigrain parallelizing compiler
 - Multigrain parallelism exploitation
 - Hierarchical parallelism control scheme
 - Cache optimization using data localization scheme
 - One-time single level thread generation
- Performance of hierarchical multigrain parallelization for Fortran77 16 programs of SPEC CFP95 and SPEC CFP2000
 - APC compiler boosted up the performance of XL Fortran compiler 3.5 times in average on IBM pSeries690 Regatta, 2.4 times on IBM RS6000 SP 604e and the performance of Forte 6 Update 2 compiler 2.0 times on Sun Ultra80.